<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0" 
	xmlns:opensearch="http://a9.com/-/spec/opensearch/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom">
	<channel>
		<title>Engineering &amp; architecture jobs with Nvidia</title> 
		<link>http://www.linkup.com/b/jobs-at-Nvidia.html?t=Engineering+%26+Architecture</link>
	<language>en-us</language>
	<description>Search results for Engineering &amp; architecture jobs with Nvidia at LinkUp.com</description>
	<opensearch:totalResults>59</opensearch:totalResults>
	<opensearch:startIndex>1</opensearch:startIndex>
	<opensearch:itemsPerPage>10</opensearch:itemsPerPage>
	<atom:link href="http://www.linkup.com/rss/?feed_id=c531620437d979aeb5f4fa3bb0ff4be8" rel="self" type="application/rss+xml" />
	<atom:link rel="search" type="application/opensearchdescription+xml" href="http://www.linkup.com/extras/openSearch.xml"/>
	<opensearch:Query role="request" searchTerms="company:Nvidia" startPage="1" />
	<image>                                                   
		<url>http://www.linkup.com/images/linkup_rss.png</url>
		<title>Engineering &amp; architecture jobs with Nvidia</title>
		<link>http://www.linkup.com/rss/index.php?c=Nvidia&amp;t=Engineering+%26+Architecture&amp;page=1</link>
	</image>
	<item>
		<title>Senior SOC Verification Engineer, Tegra</title>
	    <link>http://www.linkup.com/r/b9465c44228a002890d78b8aff84dfa1537a</link>
		<description><![CDATA[
			SENIOR SOC VERIFICATION ENGINEER - TEGRA #1595706RESPONSIBILITIES:- Design Verification of RTL components and groups of RTL components.- Develop and maintain verification environment at both full chip
			<img src="http://www.linkup.com/images/job-placeholder-13052200.png" style="width:1px;height:1px" alt=""/>
		]]></description>
		<guid isPermaLink="false">465c44228a002890d78b8aff84dfa153</guid>
		<pubDate>Fri, 17 May 2013 20:13:10 -0500</pubDate>
	</item>
	<item>
		<title>Analog Layout Engineer Contractor</title>
	    <link>http://www.linkup.com/r/cd897da9bc497f5877a639a5979af3c4b366</link>
		<description><![CDATA[
			ANALOG LAYOUT ENGINEER - CONTRACTOR #1590782NVIDIA's wireless team is looking for an analog/RF IC layout designer experienced in designing layouts for general analog and RF circuits such as, LNAs, mix
			<img src="http://www.linkup.com/images/job-placeholder-13052200.png" style="width:1px;height:1px" alt=""/>
		]]></description>
		<guid isPermaLink="false">897da9bc497f5877a639a5979af3c4b3</guid>
		<pubDate>Sat, 11 May 2013 12:38:53 -0500</pubDate>
	</item>
	<item>
		<title>Analog IC Design Engineer</title>
	    <link>http://www.linkup.com/r/2e86de44dd2d8e917c96fb2990b9b6a6508d</link>
		<description><![CDATA[
			ANALOG IC DESIGN ENGINEER #1593205NVIDIA's wireless team is looking for a full time analog IC design engineer in the general area of baseband analog circuits with expertise in continuous time analog f
			<img src="http://www.linkup.com/images/job-placeholder-13052200.png" style="width:1px;height:1px" alt=""/>
		]]></description>
		<guid isPermaLink="false">86de44dd2d8e917c96fb2990b9b6a650</guid>
		<pubDate>Thu, 09 May 2013 03:01:08 -0500</pubDate>
	</item>
	<item>
		<title>Senior Signal Integrity Engineer</title>
	    <link>http://www.linkup.com/r/6ebc426a68371fbe5dae509acc587004bfa7</link>
		<description><![CDATA[
			SENIOR SIGNAL INTEGRITY ENGINEER #1591919The signal integrity team at NVIDIA spans multiple disciplines allowing individual contributors to gain a broad exposure to challenging signal and power integr
			<img src="http://www.linkup.com/images/job-placeholder-13052200.png" style="width:1px;height:1px" alt=""/>
		]]></description>
		<guid isPermaLink="false">bc426a68371fbe5dae509acc587004bf</guid>
		<pubDate>Thu, 02 May 2013 08:20:40 -0500</pubDate>
	</item>
	<item>
		<title>Sr. PCBA Process Engineer</title>
	    <link>http://www.linkup.com/r/87a2f3a1b53f722300a5cc92d7d151fe3f8e</link>
		<description><![CDATA[
			SR. PCBA PROCESS ENGINEER #1585659RESPONSIBILITIES:- Perform all aspects of Manufacturing Engineering activities with regard to Product build/Design for Manufacturability and Reliability.- Responsible
			<img src="http://www.linkup.com/images/job-placeholder-13052200.png" style="width:1px;height:1px" alt=""/>
		]]></description>
		<guid isPermaLink="false">a2f3a1b53f722300a5cc92d7d151fe3f</guid>
		<pubDate>Thu, 02 May 2013 08:19:26 -0500</pubDate>
	</item>
	<item>
		<title>Senior Tegra SOC Verification Engineer</title>
	    <link>http://www.linkup.com/r/9b103a25a6f0f0a6d35e62d0e64cb3151c3e</link>
		<description><![CDATA[
			SENIOR TEGRA SOC VERIFICATION ENGINEER #1588487RESPONSIBILITIES:- Design Verification of RTL components and groups of RTL components.- Develop and maintain verification environment at both full chip &amp;
			<img src="http://www.linkup.com/images/job-placeholder-13052200.png" style="width:1px;height:1px" alt=""/>
		]]></description>
		<guid isPermaLink="false">103a25a6f0f0a6d35e62d0e64cb3151c</guid>
		<pubDate>Thu, 02 May 2013 08:18:58 -0500</pubDate>
	</item>
	<item>
		<title>RF Design Engineer</title>
	    <link>http://www.linkup.com/r/5932b95d54b10abe75b5ea6bcdaef02c2a9e</link>
		<description><![CDATA[
			RF DESIGN ENGINEER #1583778RESPONSIBILITIES:- Evaluation of 3G/LTE/LTE power amplifier to be used for envelope tracking (ET) and average power tracking. - Generation of Look-Up Tables for ET. - Develo
			<img src="http://www.linkup.com/images/job-placeholder-13052200.png" style="width:1px;height:1px" alt=""/>
		]]></description>
		<guid isPermaLink="false">32b95d54b10abe75b5ea6bcdaef02c2a</guid>
		<pubDate>Tue, 30 Apr 2013 08:03:18 -0500</pubDate>
	</item>
	<item>
		<title>ASIC Verification Engineer</title>
	    <link>http://www.linkup.com/r/cdd879313b72d404afdc977d717c461f7993</link>
		<description><![CDATA[
			ASIC VERIFICATION ENGINEER #1526286As a ASIC Verification Engineer at NVIDIA, you will verify the design and implementation of the industry's leading GPUs. In this position, you will be responsible fo
			<img src="http://www.linkup.com/images/job-placeholder-13052200.png" style="width:1px;height:1px" alt=""/>
		]]></description>
		<guid isPermaLink="false">d879313b72d404afdc977d717c461f79</guid>
		<pubDate>Thu, 25 Apr 2013 10:26:20 -0500</pubDate>
	</item>
	<item>
		<title>Sr. SerDes Design Engineer</title>
	    <link>http://www.linkup.com/r/a8286b355d573c285204845f95dbeccc4eb8</link>
		<description><![CDATA[
			SR. SERDES DESIGN ENGINEER #1564905Lead architecture and design of CMOS high-speed interface circuits and mixed-signal circuits. Strong hands-on experience in the lab with silicon validation, debuggin
			<img src="http://www.linkup.com/images/job-placeholder-13052200.png" style="width:1px;height:1px" alt=""/>
		]]></description>
		<guid isPermaLink="false">286b355d573c285204845f95dbeccc4e</guid>
		<pubDate>Thu, 25 Apr 2013 10:26:37 -0500</pubDate>
	</item>
	<item>
		<title>Senior Logic Design Engineer</title>
	    <link>http://www.linkup.com/r/db21bab040f93df2275b5eab6dcf0192f376</link>
		<description><![CDATA[
			SENIOR LOGIC DESIGN ENGINEER #1580556As a member of our logic design team, you will be responsible for a portion of the design of a high performance and low power chip, focusing on such tasks as micro
			<img src="http://www.linkup.com/images/job-placeholder-13052200.png" style="width:1px;height:1px" alt=""/>
		]]></description>
		<guid isPermaLink="false">21bab040f93df2275b5eab6dcf0192f3</guid>
		<pubDate>Thu, 25 Apr 2013 10:26:42 -0500</pubDate>
	</item>
	<item>
		<title>I/o Circuit Design Engineer</title>
	    <link>http://www.linkup.com/r/86a2916d4d2b83f8ef2fdca956d6bd8862f8</link>
		<description><![CDATA[
			I/O CIRCUIT DESIGN ENGINEER #1585970RESPONSIBILITIES:- Circuit design of high speed memory I/O interfaces- Solve challenge of circuit designs in deep submicron (0.65micron and smaller) CMOS bulk proce
			<img src="http://www.linkup.com/images/job-placeholder-13052200.png" style="width:1px;height:1px" alt=""/>
		]]></description>
		<guid isPermaLink="false">a2916d4d2b83f8ef2fdca956d6bd8862</guid>
		<pubDate>Thu, 25 Apr 2013 10:26:34 -0500</pubDate>
	</item>
	<item>
		<title>Senior ASIC Verification Engineer, Security IP</title>
	    <link>http://www.linkup.com/r/3cd8fe58f1fe6225b0606e271e98cb448c9d</link>
		<description><![CDATA[
			SENIOR ASIC VERIFICATION ENGINEER, SECURITY IP #1569822As a Security Verification Engineer at NVIDIA, you will verify the design and implementation of the industry's leading mobile microprocessor. In
			<img src="http://www.linkup.com/images/job-placeholder-13052200.png" style="width:1px;height:1px" alt=""/>
		]]></description>
		<guid isPermaLink="false">d8fe58f1fe6225b0606e271e98cb448c</guid>
		<pubDate>Thu, 25 Apr 2013 10:26:41 -0500</pubDate>
	</item>
	<item>
		<title>Senior Logic Design Engineer</title>
	    <link>http://www.linkup.com/r/ddf667b30b5bd38f4fac18983129da5489a1</link>
		<description><![CDATA[
			SENIOR LOGIC DESIGN ENGINEER #1580559As a member of our logic design team, you will be responsible for a portion of the design of a high performance and low power chip, focusing on such tasks as micro
			<img src="http://www.linkup.com/images/job-placeholder-13052200.png" style="width:1px;height:1px" alt=""/>
		]]></description>
		<guid isPermaLink="false">f667b30b5bd38f4fac18983129da5489</guid>
		<pubDate>Thu, 25 Apr 2013 10:26:22 -0500</pubDate>
	</item>
	<item>
		<title>Sr. Platform Leader</title>
	    <link>http://www.linkup.com/r/8f80f0482c4335e055f4dec478591a00bfd1</link>
		<description><![CDATA[
			SR. PLATFORM LEADER#1543081NVidia is seeking an experienced and passionate Platform Engineering Leader to join our cross-functional team designing and developing reference consumer electronic products
			<img src="http://www.linkup.com/images/job-placeholder-13052200.png" style="width:1px;height:1px" alt=""/>
		]]></description>
		<guid isPermaLink="false">80f0482c4335e055f4dec478591a00bf</guid>
		<pubDate>Thu, 25 Apr 2013 10:26:10 -0500</pubDate>
	</item>
	<item>
		<title>ASIC Verification Engineer</title>
	    <link>http://www.linkup.com/r/f9930a571869a447dd95a3135ecc664d4494</link>
		<description><![CDATA[
			ASIC VERIFICATION ENGINEER #1572020As an ASIC Verification Engineer at NVIDIA, you will verify the design and implementation of the industry's leading ISPs. In this position, you will be responsible f
			<img src="http://www.linkup.com/images/job-placeholder-13052200.png" style="width:1px;height:1px" alt=""/>
		]]></description>
		<guid isPermaLink="false">930a571869a447dd95a3135ecc664d44</guid>
		<pubDate>Thu, 25 Apr 2013 10:26:41 -0500</pubDate>
	</item>
	<item>
		<title>Sr. Emulation Engineer</title>
	    <link>http://www.linkup.com/r/f9ad44c4c5b105ae5cf315ec8575833ed92b</link>
		<description><![CDATA[
			SR. EMULATION ENGINEER #1521393As a Sr Emulation Engineer at NVIDIA, you will verify the design and implementation of the industry's leading GPUs and Mobile SOC's. Responsibilities include verificatio
			<img src="http://www.linkup.com/images/job-placeholder-13052200.png" style="width:1px;height:1px" alt=""/>
		]]></description>
		<guid isPermaLink="false">ad44c4c5b105ae5cf315ec8575833ed9</guid>
		<pubDate>Thu, 25 Apr 2013 10:26:42 -0500</pubDate>
	</item>
	<item>
		<title>Sr. SerDes Design Engineer</title>
	    <link>http://www.linkup.com/r/5b55da5c19add145728b7372a778b7092dc9</link>
		<description><![CDATA[
			SR. SERDES DESIGN ENGINEER #1564904Lead architecture and design of CMOS high-speed interface circuits and mixed-signal circuits. Strong hands-on experience in the lab with silicon validation, debuggin
			<img src="http://www.linkup.com/images/job-placeholder-13052200.png" style="width:1px;height:1px" alt=""/>
		]]></description>
		<guid isPermaLink="false">55da5c19add145728b7372a778b7092d</guid>
		<pubDate>Thu, 25 Apr 2013 10:26:31 -0500</pubDate>
	</item>
	<item>
		<title>Senior ASIC Verification Engineer</title>
	    <link>http://www.linkup.com/r/ac392a42e81202e2e2a73d735f9f69c91b87</link>
		<description><![CDATA[
			SENIOR ASIC VERIFICATION ENGINEER #1556128As a Senior ASIC Verification Engineer at NVIDIA, you will verify the design and implementation of the industry's leading GPUs. In this position, you will be
			<img src="http://www.linkup.com/images/job-placeholder-13052200.png" style="width:1px;height:1px" alt=""/>
		]]></description>
		<guid isPermaLink="false">392a42e81202e2e2a73d735f9f69c91b</guid>
		<pubDate>Thu, 25 Apr 2013 10:26:49 -0500</pubDate>
	</item>
	<item>
		<title>Senior Verification Engineer</title>
	    <link>http://www.linkup.com/r/9a61695082cd0b58e7e0d393c67af69f62c6</link>
		<description><![CDATA[
			SENIOR VERIFICATION ENGINEER #1577316As a Verification Engineer at NVIDIA, you will verify the design and implementation of the industrys leading mobile microprocessor. In this position, you will be r
			<img src="http://www.linkup.com/images/job-placeholder-13052200.png" style="width:1px;height:1px" alt=""/>
		]]></description>
		<guid isPermaLink="false">61695082cd0b58e7e0d393c67af69f62</guid>
		<pubDate>Thu, 25 Apr 2013 10:26:31 -0500</pubDate>
	</item>
	<item>
		<title>Senior Verification Engineer</title>
	    <link>http://www.linkup.com/r/c50a008dfc61d441aae42ad7e13738d6878c</link>
		<description><![CDATA[
			SENIOR VERIFICATION ENGINEER #1489227As a Verification Engineer at NVIDIA, you will verify the design and implementation of the industrys leading mobile microprocessor. In this position, you will be r
			<img src="http://www.linkup.com/images/job-placeholder-13052200.png" style="width:1px;height:1px" alt=""/>
		]]></description>
		<guid isPermaLink="false">0a008dfc61d441aae42ad7e13738d687</guid>
		<pubDate>Thu, 25 Apr 2013 10:26:29 -0500</pubDate>
	</item>
	</channel>
</rss>